Get Jobs In HAL,ONGC,BSNL,SAIL,DRDO,ISRO etc.Subscribe To Freshers Jobs for More Jobs Updates

Subscribe via Email

Subscribe via Email

Exam Categories

FRESHERS JOBS

TECHNICAL JOBS

GOVT JOBS

SASKEN is hiring Engineering Graduates / Post Graduates /MCA professionals

Wednesday, June 16, 2010

Sasken Communication Technologies requires Engineering Graduates/post Graduates in ECE/EEE/CSE/IT/Telecom or MCA with B.Sc in Electronics or Computers :
Job Location: Greater Noida / Bangalore

Walk-in on 19th & 20th Jun 10
Time : 9.00 AM till 4 .30 PM

Experience: 6 Months to 8 Years, Freshers need not apply


Job Description:

SASKEN is hiring Engineering Graduates / Post Graduates /MCA professionals with good programming skills in C or C++ or Java with more than 6 months of experience in any of the following:

* C / C++ (Exp: 0.5 to 3 Yrs)
* Good programming experience in ‘C / C++ ’
* Mobile Application / Middleware / Device Drivers Development (Exp: 0.5 to 8 Yrs)
* Development experience in Linux, Symbian, Android, WinCE or any RTOS
* GSM/GPRS/UMTS Protocol Stack Development (L1, L2, L3 and L4) (Exp: 0.5 to 8 Yrs)
* Knowledge of Protocol Stack RR or RRM or RLC or RRC or NAS Modules
* Bluetooth Protocol Stack Development and Testing (Exp: 2 to 8 Yrs)
* Bluetooth & Symbian (Exp: 2 to 8 Yrs)
* Experience in Bluetooth Symbian S60
* Bluetooth & Automation (Exp: 2 to 8 Yrs)
* Bluetooth IOP testing (HSP,HFP,AVRCP,A2DP,BIP,BPP), C & Perl(Automation)
* Bluetooth Development (Exp: 2 to 8 Yrs)
* Knowledge of Bluetooth Architecture & knowledge on usage of sniffer tool.e.g. FTS
* System Verilog / Specman Verification Engineer (Exp: 0.5 to 8 Yrs)
* BFMs Development, Test case development, Module and SOC level verification.
* SoC Level Physical Designer (Exp: 0.5 to 8 Yrs)
* Place & Route(PnR),CTS, Floor Planning, Timing closure, Power Planning, IO planning
* Synthesis, STA, MAGMA, ICC, Primetime, PTSI, Design Compiler, Apache, Calibre.
* Pre & Post Silicon Validation (Exp: 0.5 to 8 Yrs)
* IDE/Lauterbach/CCS, Silicon validation, Bug identification, Board bring-up, ASIC Verification"
* DFT Engineer (Exp: 0.5 to 8 Yrs)
* Strong knowledge of DFT including JTAG, MBIST, scan, on-chip scan compression,Fault models, ATPG and fault simulation and AC scan for at speed testing
* Configuration Management with Synergy (Exp: 2 to 5 Yrs)
* DSP – Audio Codec Development (Exp: 2 to 8 Yrs)
* Camera Device Driver(Exp: 2 to 8 Yrs)
* Camera Driver & Camera Validation
* Linux Device Driver with SMP Technology (Exp: 2 to 8 Yrs)

Venue:
19th June Walk-In:
National Power Training Institute,
NPTI complex,
Sector-33, Faridabad-121003.

Landmark: Badarpur border(3 kms on Mathura road, NHPC chowk)

Contact Person: Neha Kalra, HR Noida

Recruitment Process:

* I Round - C/C++/Java Test
* II Round – Technical Interview
* II Round – HR Round


Candidates who clear all the rounds will be offered on the same day or next day.

Candidates with more than 3years of experience can directly attend the technical interview.

Note: Freshers need not apply

0 comments: